In this work, a back junction solar cell design is explored for n-type crystalline silicon by using thermally evaporated V 2 O 5 as a rear hole contact and n + amorphous silicon (a-Si:H) as a front electron contact. Photoconductance measurements revealed an implicit open-circuit voltage (i-V OC ) of 670 mV for the solar cell precursor (before metallization), achieved by maximizing the work function of V 2 O 5 with a thin nickel capping layer. The V OC value of the finished device was lower than projected at 617 mV, most likely due to poor passivation of the active area perimeter. Nonetheless, an efficiency of 14.2% was achieved (in polished substrates), proving the potential of such a novel structure.
Introduction
During the past decades, crystalline silicon (c-Si) has become the dominant photovoltaic technology due to its well-known device physics and high throughput processing. However, further lowering of its production cost depends on the implementation of novel processes and materials with lower energy budget. In parallel, the development of organic photovoltaics has introduced a great number of hole-and electron-selective materials whose optoelectronic properties are comparable or superior to the conventional p-and n-doped layers used in c-Si (either thermally-diffused homojunctions or heterojunctions based on hydrogenated amorphous silicon, a-Si:H). Recent research involving the use of such "alternative" materials on c-Si includes the formation of thin (<20 nm) holeselective layers with thermally-evaporated transition metal oxides MoO 3 , WO 3 and V 2 O 5 [1, 2, 3, 4] , working as frontside emitters in n-type crystalline silicon (n-Si) and as back-surface fields in p-type crystalline silicon (p-Si) solar cells [4] , with a proven record conversion efficiency of 22.5% [5] . Given their high work function values (> 5eV), these materials are capable of inducing either an inversion layer on n-Si or an accumulation layer on p-Si, working as contacts that extract photogenerated holes. When used as front emitters, their wide energy bandgap (E gap >3 eV) reduces the absorption losses of the device by 1 mA/cm 2 when compared to front emitters based on a-Si:H (E gap~1 .7 eV). However, the main advantage of these materials is their ambient temperature and/or solution-based processing.
Despite these benefits, transition metal oxides are known for their sensitivity to air exposure, drastically lowering their work function [6] and/or degrading their passivation potential. Further passivation losses occur by ionbombardment and UV-luminescence when transparent electrodes of indium-tin oxide (ITO) are sputtered over these oxides [2, 5] , a necessary step due to their poor conductivity (~10 -6 S/cm). Moreover, post-processing of the device (for example, post-fabrication annealing) is limited to temperatures below 130 ºC [5, 7] , because of thermal instabilities of the oxide or its interface with c-Si or ITO. To overcome these problems, this work reports on a back junction n-Si solar cell with V 2 O 5 (work function V2O5 ~6.7 eV, E gap ~2.8 eV) acting as hole-selective contact. Passivation losses caused by air exposure are avoided by a 20 nm Ni capping layer ( Ni ~ 5 eV), while damage caused by ITO sputtering is prevented by directly contacting with an Al back electrode. These modifications allow to fully take advantage of the passivation potential of V 2 O 5 , measured as an implicit open-circuit voltage (i-V OC ) of 678 mV, demonstrating its feasibility as a hole contact in back junction architectures.
Device structure and fabrication
The back junction n-Si/V 2 O 5 solar cells were fabricated on FZ (100 orientation, 280 m thickness) wafers with 2.7 cm resistivity. After standard RCA cleaning, samples were dipped in 1% HF (1 min) and washed with deionized water. A stack of intrinsic (5 nm) and n + -doped (15 nm) a-Si:H layers was deposited on the front side by Plasma Enhanced Chemical Vapor Deposition (PECVD), resulting in a passivated electron-selective contact (or front surface field). After a brief air exposure, an 80 nm 120 /sq ITO film was sputtered (RF-magnetron) as a front anti-reflection conductive layer. At this point, an annealing step at 160 ºC was applied for 20 min under a N 2 atmosphere to improve the conductivity of the ITO and recover the passivation quality of the i/n + a-Si:H stack after the sputtering process [8] . Regarding the rear side, a 10 nm V 2 O 5 film (99.99%, powdered) was deposited by vacuum thermal evaporation (<8x10 -6 mbar) from a tantalum boat at ~0.1 /s, comprising the hole-selective contact (or emitter) of the device. Without interrupting the vacuum, a 20 nm Ni capping layer was evaporated from an alumina-coated tungsten boat. After characterizing the device precursor by quasi-steady state photoconductance (QSSPC) measurements, a 300 nm Al layer was evaporated as a rear electrode. Both the rear and front active areas (1 cm 2 ) were defined by photolithography, completed by wet etching of the Al/Ni/V 2 O 5 layers and by wet/dry etching of the ITO/n + a-Si:H layers. The solar cell was finalized by an evaporated Ag front grid (3 m, 4.3% shadow), as depicted in figure 1(a) with its fabrication steps.
As for the front junction device, the fabrication process has been described elsewhere [3] and mainly differs from the back junction process in (1) the rear i/n + a-Si:H stack is capped by an 80 nm a-SiC x rear reflector and contacts the c-Si substrate by laser firing, followed by annealing at 160 ºC/20 min; (2) after a brief air exposure (< 5 min) of the V 2 O 5 layer, ITO is sputtered; (3) the active front area (1 cm 2 ) is defined by photolithography while the rear contact (full area) consists of thermally evaporated Al. Figure 1(b) depicts the front junction solar cell structure and its main fabrication steps. Figure 2 shows the QSSPC measurements of the n-Si/V 2 O 5 front (1) and back (2) junction device precursors (before Al metallization and active area defining). For the back junction, an implicit open-circuit voltage (iV OC , 1 sun intensity) of 670 mV is measured (equivalent to a dark saturation current J 0 ~85 fA/cm 2 ), while the front junction shows a lower value of 644 mV (J 0 ~205 fA/cm 2 ) before ITO sputtering. The difference between both values could be attributed to work function lowering of the air-exposed V 2 O 5 from ~6.7 to ~5.7 eV [6] . Additionally, a fraction of iV OC loss is also due to the passivation damage induced by the laser firing of the rear a-Si:H/a-SiC x stack. Furthermore, the potential V OC of the front junction degrades to 619 mV after the ITO sputtering process, a loss that could be partially recovered by low temperature annealing (160 ºC/20 min) at the expense of a Fill Factor loss of 20%, as previously reported in [7] . This recovery in passivation suggests that even though annealing improves the n-Si/V 2 O 5 interface, it permanently deteriorates the V 2 O 5 layer or its interface with ITO. Therefore, the potential of a V 2 O 5 hole-selective contact is higher when a thin metallic layer keeps it from reacting to redox environments and when the device is not subjected to straining post-processing steps. This last condition limits the applicability of V 2 O 5 to standard solar cell processing unless moderate temperature steps (T>100 ºC) are bypassed or performed before its deposition.
Device characterization
In order to determine the optimal potential of the n-Si/V 2 O 5 junction, a reference structure was also fabricated using an i/n + a-Si:H/a-SiC x stack on the opposite side that provides an excellent passivation quality ( eff stack ~ 1.3 ms). As shown in figure 2, this structure (3) had an iV OC of 678 mV, very close to the maximum open-circuit voltage that could be achieved with this n-Si/V 2 O 5 heterojunction. Since the a-Si:H/a-SiC x stack has a surface recombination velocity S stack .~20 cm/s (as previously obtained by QSSPC), an emitter saturation current density J 0 V2O5 .~55 fA/cm 2 is calculated. This value is quite significant considering the dissimilar nature of the heterojunction, the thinness of the oxide layer and the lack of any additional passivation interlayers (such as a-Si:H). Similar results were obtained for the back junction concept reported in [9] for n-Si/PEDOT:PSS, and proves the high-efficiency potential of this structure. In terms of short-circuit current (J SC ), the front junction (31.8 mA/cm 2 ) clearly outperforms the back junction design (30.4 mA/cm 2 ) due to the lower absorption losses of V 2 O 5 compared to the a-Si:H. In Figure 2 (b) an evidently higher External Quantum Efficiency response is observed for the front junction device in the short wavelength range (300 -600 nm), equivalent to 1.1 mA/cm 2 . Despite its J SC losses, the back junction concept could be useful in interdigitated back-contact designs where front parasitic absorption is minimized by window materials with higher transparency than the a-Si:H/ITO stack used in this work. Finally, it is worth noting that the Fill Factor (FF) of both junctions is fairly equivalent, suggesting that the contact resistivities of both the V 2 O 5 /Ni and V 2 O 5 /ITO contacts are similar and do not depend strongly on the work function differences Ni -V2O5 and ITO -V2O5 .
Conclusions
In summary, V 2 O 5 was tested as a hole-selective contact for n-type c-Si in a back junction structure, showing a potential V OC of 678 mV could be achieved when appropriate capping and no ITO sputtering damage is present. Even though the final back junction device could only achieve 617 mV in V OC , a relatively good Fill Factor of 75% was obtained, indicating the feasibility of a low resistive V 2 O 5 /Ni hole-selective contact. By solving the issues related to iV OC loss surrounding the back and front active cell areas and by maximizing light absorption (i.e. using a texturized substrate), conversion efficiencies above 18% could be reached for this back junction concept.
